# MS Diploma and Semester Projects offered at the Biomedical and Neuromorphic Microelectronic Systems research group during the fall/winter of 2024-2025

Students are asked to contact the project responsible to register. The majority of the projects are proposed as MS Diploma and Semester or BS semester, and the amount of work will be adapted. Also, some projects can be carried out in groups of two students.

Projects are proposed in six categories in the following pages.

- Analog and mixed-signal circuits
- Digital circuits and modeling
- Bio-electronic interfaces and biomedical applications
- Fabrication technologies
- Industrial projects / external projects (for MSc diploma)
- Application development (software development)

Please contact us if you have your own idea, wish to propose a collaborative project topics e.g. in industry, or wish to start an external collaboration, e.g., internship

# List of projects

A1	Reservoir computing for robust generation of complex temporal patterns
	Reservoir computing is a neuromorphic model that supports modeling of some cortical areas. In a simple model, nonlinear units (neurons) are organized in a sparsely recursively connected topology forming a reservoir to which a single input is provided. Several units deliver a single output to a single output unit. Only the connection strengths to the output neurons are modified by a learning algorithm, such as the FORCE learning algorithm. As a result, a reservoir has the capacity of synthesizing nonlinear functions, within a certain range of complexity. These signals can be used to the purpose of controlling biological or engineered systems.
	The robustness of the entire system to faults (single or multiple event faults), as well as variations is studied in this project. A model of reservoir is developed in C/Matlab language. Fault models are introduced. A strategy to counter the effect of faults is developed. An analysis study of the results using various waveforms (applications) is presented.
	Project breakdown: Literature survey: 20% Software modeling and simulations(C/Matlab language): 80%
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid
A2	A Low-Noise Transimpedance Amplifier for Nanopore Sensing Systems
	The nanopore recording systems, that can be used for recognition of the size and composition of individual protein, DNA, RNA, and peptides, recently become very attractive due to their label free, ultralong reads, high throughput, low material requirement, and low cost. In these systems, an ionic current flows through the nanopore by applying a bias voltage across it. When a molecule passes through a nanopore, the electric resistance and therefore the current is disrupted in picoampere level. The molecule characteristics can be studied by recording the fluctuation of the current. The recording system consists of a low-noise transimpedance amplifier, a low-pass filter, and an analog-to-digital converter.
	In this project, the student will first study the concept of low-noise transimpedance amplifiers and do a literature review. The main task of the project is to design a low-noise and highly-linear transimpedance amplifier circuit and verify its performance by transistor-level simulations. The student will gain considerable hands-on experience in analog circuit design and the Cadence environment.
	Nanopore Sensor is Vout TIA LPF ADC
	Prerequisites: Acquaintance with analog circuit design in Cadence along with layout design.
	<ul> <li>Project Breakdown:</li> <li>30% Literature review</li> <li>60% Circuit design and verification</li> <li>10% Reporting results</li> </ul>
	Contact person: Mehdi Saberi (mehdi.saberi@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid

#### A3 A Non-binary Search Successive Approximation Analog-to-Digital Converter for Biological Recording Systems

Successive approximation analog-to-digital converters (SA-ADCs) have recently become very attractive in low-power moderate-resolution and moderate-speed applications such as implantable biomedical devices due to their minimal active analog circuit requirements and low power consumption. The conventional structure of an SA-ADC, consists of a sample-and-hold (S/H) circuit, a comparator, a digital successive approximation register (SAR), and a digital-to-analog converter (DAC). Using a binary/non-binary search algorithm, the DAC output voltage, which is the analog voltage corresponding to the output digital code, successively approximates the sampled input voltage.



The aim of this project is to design a non-binary power-efficient SA-ADC for low-power applications. The student will first study the concept of successive approximation ADCs, then will do a literature review. The main task of the project is to design a highly-linear low-power SA-ADC and verify its performance by pre-layout and post-layout simulations. The student will gain considerable hands-on experience in analog and mixed-signal circuit design and the Cadence environment.

Prerequisites: Acquaintance with analog circuit design in Cadence along with layout design.

Project Breakdown:

• 20% Literature review

- 70% Circuit design and verification
- 10% Reporting results

Contact person: Mehdi Saberi (mehdi.saberi@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid

## A4 A High-Effectiveness Piezoelectric Energy Harvesting Interface

Piezoelectric Energy Harvesters (PEHs) are widely used in wireless sensor nodes to lower the cost of battery replacement. In several applications, such as road EH systems, human motion Energy Harvesting (EH) systems, and wind EH systems, the PEH encounters varying levels of vibration intensity, and consequently the energy efficiency of the conventional energy harvesting interface circuits considerably reduce.



	In this project, the student will first study the concept of energy harvesting interface circuits and do a literature review. The main task of the project is to design a high-effectiveness piezoelectric interface circuit and verify its performance by transistor-level simulations. The student will gain considerable hands-on experience in analog circuit design with emphasize on energy-harvesting systems and the Cadence environment.
	Prerequisites: Acquaintance with analog circuit design in Cadence along with layout design.
	<ul> <li>Project Breakdown:</li> <li>20% Literature review</li> <li>70% Circuit design and verification</li> <li>10% Reporting results</li> </ul>
	Contact person: Mehdi Saberi (mehdi.saberi@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid
A5	A Low-Power Winner-Take-All (WTA) Circuit
	Winner-take-all (WTA) circuits which determine the maximum value among multiple inputs are one of the most important blocks in analog parallel signal processing, such as artificial neural networks, fuzzy systems, image processing, sensor fusion, and data clustering.
	$ \begin{array}{c} & VDD \\ I_{1} \downarrow \P & M_{Ci} \downarrow \P & M_{Ei} \\ X_{i} \downarrow \Pi & M_{Bi} \\ \downarrow & I_{1} \\ \downarrow & I_{2} \\ \downarrow & I_{1} \\ \downarrow & I_{2} \\ \downarrow & I_{1} \\ \downarrow & I_{2} \\ I_{$
	In this project, the student will first study the concept of WTA circuits and do a literature review. The main task of the project is to design a high-precision and low-power WTA circuit and verify its performance by transistor-level simulations. The student will gain considerable hands-on experience in analog and digital circuit design and the Cadence environment.
	Prerequisites: Acquaintance with circuit design in Cadence along with layout design.
	<ul> <li>Project Breakdown:</li> <li>20% Literature review</li> <li>70% Circuit design and verification</li> <li>10% Reporting results</li> </ul>
	Contact person: Mehdi Saberi (mehdi.saberi@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid
A6	An Energy-Efficient Wide-Range Voltage Level Shifter
	In merging embedded applications such as biomedical devices, lowering the power dissipation is necessary to have a lengthen battery life. One of the most effective ways to reduce the power consumption of the digital circuits is lowering the supply voltage. This method is especially effective if the value the supply voltage is chosen below the threshold level of CMOS devices (so-called sub-threshold design). However, reducing the supply voltage increases the delay of the circuits. Hence, employing a dual supply voltage technique, which the critical blocks are powered at a higher supply voltage (i.e., VDDH) whereas other noncritical parts operate at a lower supply voltage (i.e., VDDL) is advantageous from the power dissipation viewpoint. This allows to

Г

Т



#### Digital circuits and modeling

D1	Design and implementation of a digital reservoir computing system
	Reservoir computing is a neuromorphic model that supports modeling of some cortical areas. In a simple model, nonlinear units (neurons) are organized in a sparsely recursively connected topology forming a reservoir to which a single input is provided. Several units deliver a single output to a single output unit. Only the connection strengths to the output neurons are modified by a learning algorithm, such as the FORCE learning algorithm. As a result, a reservoir has the capacity of synthesizing nonlinear functions, within a certain range of complexity. These signals can be used to the purpose of controlling biological or engineered systems.
	A digital system dedicated to efficient computation of the reservoir computing model is developed in this project. A study of the appropriate topology and architecture are carried out, and a processor is developed. A prototype is developed on an FPGA.
	Project breakdown:
	Literature survey: 10%
	Algorithm modeling (C++/Matlab language): 20% VHDL, FPGA synthesis: 70%
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch)
	Responsible supervisor (IS-Academia registration): Alexandre Schmid
D2	Patient-specific implantable detection of seizure
	A modern therapy of pharmaco-resistant epilepsy consists of delivering electrical stimulation to deep-brain targets. Closed-loop stimulation involves cortical recording and detection of a seizure prior to delivering stimulation. Many algorithms have been developed showing various success rates, e.g., depending on the patient, its condition and the evolution of the disease. Consequently, the features that are used to detect the onset of a seizure vary from patient to patient and also along the lifetime of a patient.
	Based on a selection method developed in a completed MSc diploma project, we want to develop a processor that implements various feature extractor and classifiers, and allows to reliably adapt the global algorithm to a patient's specific condition. In a first part, the method must be adapted to hardware integration. Next, a processing unit architecture will be developed on FPGA that encompasses several feature extractor accelerators. Finally, a test methodology must be developed.
	Project breakdown: Literature survey: 10% Algorithm modeling (Matlab): 30% VHDL, FPGA synthesis: 70%
	VIIDE, IT OA SYNULOSIS. 7070
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid
D3	

### B1 A Multi-Phase High-Frequency Switched-Capacitor Neuro-Stimulation Circuit

Implantable stimulators are widely used to treat or improve neurological diseases such as Parkinson's disease, epilepsy, and dystonia. In battery-powered implantable devices, it is necessary to reduce power consumption and minimize the device size along with providing charge balancing safety. Switched-capacitor stimulation systems, which employ a capacitor to deliver a specific amount of charge into the nerve tissue, takes the advantage of the high efficiency of voltage-mode stimulation (VMS) and the safety of current-mode stimulation (CMS). However, this method demands large off-chip capacitors for sufficient charge delivery, limiting its applications.



The aim of this project is to design an implantable energy-efficient switched-capacitor stimulation circuit. The student will first study the concept of the switched-capacitor stimulators, then will do a literature review. The main task of the project is to design an energy-efficient switched-capacitor stimulation circuit at the transistor level and verify its performance by simulations. The student will gain considerable hands-on experience in transistor-level circuit design and the Cadence environment.

Prerequisites: Acquaintance with circuit design in Cadence along with layout design.

**Project Breakdown:** 

• 25% Literature review

• 65% Circuit design and verification

• 10% Reporting results

Contact person: Mehdi Saberi (mehdi.saberi@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid

#### A Board-Level Switched-Capacitor Stimulation Circuit

The aim of this project is to design a board-level switched-capacitor stimulation circuit. The main task of the project is to design and implement an energy-efficient switched-capacitor stimulation circuit using at the board level and verify its performance by measurement results. The student will gain considerable experience in board-level circuit design and measurement techniques.



**Prerequisites**: Acquaintance with analog circuit design and microcontrollers.

B2

Project Breakdown:
<ul> <li>15% Literature review</li> </ul>
• 75% Circuit design and measurement
• 10% Reporting results

#### **Fabrication technologies**

N1 (void)

(no project at this moment)

Intake form student assianments	
Please complete this form to have y	our project posted on our website. If you have questions
concerning the use of this form, ple	ase contact Recruitment
General information	
Daily Supervisor imec-NL	Manolis Sifalakis
Second supervisor imec-nl (ontional)	Federico Corradi. Amirreza Yousefzadeh
Department (nick one)	
Team	NLICDESIGN
Interviewers for this project (at least Project Lead/Hiring manager and a team member)	M.S., F.C., A.Y., M.K. (R&D Manager)
A !	
Titlo	Solf-Supervised fine-tuning of DNN in Edge AI processor
Small introduction project This text will be visible on the homepage of the thesis opportunities	We are searching for optimized hardware efficient algorithms for self-supervised fine-tuning of deep neural networks in our neuromorphic processor for optimized adaptivity in edge applications.
Duration assignment (note: BSc projects are max 6 months)	9 to 12 months
Student profile	
Level of education	□ M Sc
Required program (choose programs)	<ul> <li>Electrical/Computer Engineering</li> <li>Computer Science</li> </ul>
<b>Project description (a clear descri</b> [To be considered for this position: The E students who are enrolled in a Dutch uni	<b>ption of the project)</b> uropean candidates must be enrolled in a Master program. Non-Europe versity are also welcomed to apply]
In the neuromorphic group of Imec (Ho implement Edge AI applications with (on Since continuous learning and adaptabili an exploration of possible learning/adap as predicting sensor (audio/video/radar biomedical signal processing, etc. A start generic pre-trained neural network that The core of the student project is in the	Ist-Centre), we design neuromorphic processors and near/in sensor so line) learning and adaptation mechanisms. ty is one of the differentiators of neuromorphic technology, this project tation strategies in applications domains in which online learning is requ ) signals and denoising images (real-time medical imaging), anomaly :ing point for example can be a vanilla randomly initialized network or a gets further refined [1] for more customised inference. e research of effective and efficient online learning/fine-tuning method f choice will be suited to run on (our) neuromorphic processors. This f



General information	
Daily Supervisor IMEC-NL	Manolis Sifalakis
Second supervisor IMEC-NL (optional)	Federico Corradi, Amirreza Yousefzadeh
Department (pick one)	IoT
Team	NLICDESIGN
Interviewers for this project (at least Project Lead/Hiring manager and a team member)	M.S., F.C., A.Y., M.K. (R&D Manager)
Assignment	
Title	Event-based (Neuromorphic) radar signal encodings
This text will be visible on the homepage of the thesis opportunities	novel neuromorphic radar sensor backend called event-radar that targets always-on low-power sensing, sparse data streaming, and on-sensor processing. In-line with this work we seek for a motivated student to undertake a project, which will focus on exploring and developing temporally and spatially sparse (event based) encodings of radar signals for short-range radar application tasks (gesture recognition, vital sign detection, room activity classification). The objective will be that these signals can be generated and used for inference right at the sensor (low-power budget and real-time application inference).
Duration assignment (note: BSc projects are max 6 months)	<ul> <li>9 to 12 months</li> </ul>
Student profile	
Level of education	□ M.Sc.
Required program (choose programs)	<ul> <li>Electrical/Computer Engineering</li> <li>Computer Science</li> <li>Neuromorphic engineering</li> </ul>
Project description (a clear descrip [To be considered for this position: European master students who are er Typically, most sensors today (cam communicated for processing/inferer expense of the bandwidth that is need	otion of the project) The European candidates must be enrolled in a Master progra molled in a Dutch university are also welcomed to apply] mera/microphone/radar/etc.) generate a lot of data that new ince by a model. This allows the sensor to do little processing wo ded to communicate the data to the downstream processing pip

By cor	trast neuromorphic sensors (dynamic vision sensor [1], cochlea audio sensor [2], e-skin sensor [
inspire	d by sensory processing principles in the brain, consume significantly less power, and generate spat
tempo	ral signals. A big advantage of this paradigm is that it leaves resources for application-related process
right a	t the sensor as well. Towards a similar objective in the neuromorphic group of IMEC (Holst-Centre
Nether	rlands), we have been developing an analogous neuromorphic radar-sensor backend, for indoor or sh
distance	ce sensing applications (think of gesturing commands, human activity, vital signs, etc in an office space
autom	otive application).
The go	al of this project will be to explore various temporal encodings and sparse distributed representation
the rac	dar signals, their suitability for embedded low-power processing and their efficacy in machine learr
related	d application tasks.
For exa	ample, a baseline exploration point can be a <b>differential encoding</b> (delta or sigma-delta modulator), a
one ma	ay move on to introduce reverberating dynamics with neural networks such as echo-state networks (liq
state r	nachines) that can be "nudged" to resonate according to the radar front-end detections, or move
trainat	ole sparse signature representations [4]of the activity taking place in front of the sensor.
The re	sults of this exploration will be compared with more common-place traditional radar DSP pipelines (e
FFT ba	sed) and evaluated in various application tasks such as those listed above.
Project	t duration is set to 9 or 12months (e.g., internship and MSc project) and depending on outcomes, th
will be	opportunity to patent or publish the results in high-visibility conference or journal in the field.
While	the work is primarily algorithmic, depending on competence and interest, the student may also have
opport	cunity to work directly with the radar sensor hardware prototype and novel neuromorphic accelerate
for col	lecting data and running experiments.
Candid sensor statisti in Pyth during taught	lates are expected to be highly motivated, with relevant background in one or more of the following fiel signal processing, neuromorphic computing/engineering, optimization and learning in neural netwoor cal pattern recognition / probabilistic learning models. The candidate must have good programming share and reasonable exposure to C/C++ (there will not be opportunity to learn elementary programm the project). Interested applicants are welcome to submit their CV, and academic transcripts (cour , and scores or level attained wherever applicable).
Refere	nces:
[1] Gal	ego et al. (2020). Event-based vision: a Survey. IEEE transactions on Pattern Analysis and Machine
Intellig	gence.
[2] S.Li	u et al. (2014). Asynchronous Binaural Spatial Audition Sensor With 2x64x4 Channel Output. IEEE
Transa	ctions on Biomedical Circuits and Systems.
[3] F.B	ergner et al. (2020). Design and Realization of a Resistive Efficient Large-Area Event-Driven E-Skin. M
Sensor	s.
[4] W.	Brendel et al (2020). Learning representations spike-by-spike. PLOS Computational Biology,
Tasks	(specific)
•	Literature review on neuromorphic sensing and processing
٠	Plan exploration for a small set of designed encodings/representations (define criteria of
	interest and application of interest)

- Performance testing and evaluation, comparison with contemporary radar DSP pipelines
- Thesis writing and documentation in IMEC Holst-Centre

#### **Required skills** (the lines that are already added are mandatory)

- Very good/excellent programming in python and at least intermediate programming in C/C++
- Good background in one or more of:
  - Sensor digital signal processing (radar DSP preferable)
  - Neuromorphic computing/engineering
  - o Optimization for learning in Neural networks
  - o Statistical pattern recognition
  - A structured way of reporting, both orally and written
- Motivated student eager to work independently and expand knowledge in the field
- Good written and verbal English skills

•

public

Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) or above IMEC supervisors EPFL responsible supervisor (IS-Academia registration): Alexandre Schmid

IE3	Internship at Kandou Bus SA
	<ul> <li>Signal processing and modeling: the students will help model complex analog circuits using signal processing techniques. Knowledge of analog circuits is a plus, but we will be able to teach them the required knowledge if they have a firm knowledge of signal processing. Programming skills in Python, C, or C++ is a big plus.</li> <li>Digital circuit design: the students will help with the design of control circuitry for very high speed serial links. Knowledge of standard tools from Cadence or Synopsys is a must.</li> <li>Analog circuit design: the students will help the Advanced R&amp;D lab members design very high speed and very low power serial links. Knowledge of standard tools from Cadence or Synopsys is a must.</li> <li>Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) or Kandou Bus SA supervisors,</li> </ul>
	Aminn Shokrallahi, Armin Tajalli, Chloe Joubert (amin@kandou.com, armin.tajalli@kandou.com, joubert@kandou.com)
IE4	Internship at Lumiphase AG, Firmware and electronics development
	Project available as MSc diploma or internship
	<ul> <li>Project 4: Firmware and electronics development</li> <li>The goal of this project is to develop the electronics of different setups used to analyze the performance of Pockels-enhanced silicon photonics circuits.</li> <li>The work during the internship is technology-driven and includes: <ul> <li>Firmware development on a microcontroller, and development of an API to interact with it from a computer;</li> <li>Designing, testing and improving PCBs, used for example to interface the microcontroller with the rest of the setup and with our devices;</li> </ul> </li> </ul>
	<ul> <li>Implementing and characterizing control methods to stabilize our device at the desired operating point;</li> <li>Working on a customized electrical/optical setup, including the design and assembly of hardware components;</li> <li>The duration of the project work will be determined in accordance with the regulations of your university but needs to be at least 6 months.</li> </ul>
	The ideal candidate should bring:
	<ul> <li>Strong interest in simulation and experimental work with integrated photonics and nano/microelectronics;</li> <li>Good programming knowledge, ideally in C.</li> <li>Small experience with microcontrollers (lecture, lab courses,)</li> </ul>
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) or Lumiphase AG supervisors Caroline Rossier (caroline.rossier@lumiphase.com)

SW1	Peripherals for an FPGA development environment
	Diverse analog and digital interfaces are classical peripherals used in modern consumer electronics. Physical devices are used in all practical implementations. The latter may consist of sensors or actuators that obey certain protocols or signal timings. Increasingly, such interfaces are offered in a virtual implementation, that is as a dynamic image on a touchscreen.
	This project aims at creating such an environment to the terasic DE10-Lite on-board peripherals such as an accelerometer, VGA display connectors, UART interface and integrate the new system into the logisim-evolution design flow. As a result, the environment should present the new peripherals both available in logisim-evolution. For example, based on the achievements in past projets, we want to create a graphical environment on PC based on Python3 and Qt or TK that displays data collected at the FPGA sensors and transmitted through UART.
	Project breakdown 20% documentation study, procedure development 50% software development (VHDL) 30% logisim-evolution inclusion
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid
SW2	Peripherals for a AVR STK-300 environment
	The AVR-based STK-300 development system is used in several courses in EPFL supporting microcontrollers classes. Along to existing peripheral boards, additional are being developed. Software libraries must be developed at assembly level to support e.g., Duinopeak 1,8" Color TFT (ST7735R controller), FT232RL (FTDI RS232 to USB). For example, based on the achievements in past projets, we want to create a graphical environment on PC based on Python3 and Qt or TK that displays data collected at the MCU sensors and transmitted through UART.
	<ul> <li>Project breakdown:</li> <li>Literature review (10%)</li> <li>Assembly development (80%)</li> <li>Documentation (10%)</li> </ul>
	Contact person: Alexandre Schmid (alexandre.schmid@epfl.ch) Responsible supervisor (IS-Academia registration): Alexandre Schmid